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As the Moore’s Law push device scaling to a fundamental  
physical limit, alternatives have been attempted to explore the 
“Plenty of Room at the Bottom “. Chip giant Intel and IBM 
announced the high-k dielectric with metal gate technology on 
their 45-nm node generation using ALD—” The implementation 
of high-k and metal materials marks the biggest change in 
transistor technology since the introduction of polysilicon gate 
MOS transistors in the late 1960s”—By Gordon Moore
That’s the somehow give people the motivation to pursue the  
similar concept : ALD high-k dielectric on III-V compound 
semiconductor MOSFETs, which have higher mobility than 
Silicon, probably a suitable candidate of further generations.
Introduction of atomic layer deposition
high-k dielectric on III-V MOSFET







































 8nm HfAlO as
 8nm HfAlO PDA
Channel sheet conductance of InP MOSFET with different gate stack
ALD process flow
! ALD is short for atomic layer deposition 
! Is a surface-limiting process
! Grow thin film layer by layer
! Very uniform and precisely thickness 
control













































































Schematic view of an E-mode    
n-channel InP MOSFET with ALD 
Al2O3, HfO2 or HfAlO as gate dielectrics
"Surface clean and pretreatment (NH4)2S
"Deposition of 30nm Al2O3 using ALD
"Ion Implantation (Si 35Kev, 1!1014/cm2)
"Activation using RTA 720" 10sec
"For regrowth oxide, etch away oxide using BHF   
and regrow 8nm Al2O3 and PDA
"S/D region patterning and metal deposition 
AuGe/Ni/Au and RTA
"Gate region patterning and metal deposition Ni/Au
Fabrication process flow 
for E-mode high-k/InP MOSFETs
Ids-Vds Characteristics  of n-channel InP MOSFET






























Intrinsic transfer  characteristics
Channel resistance vs gate length Drain induced barrier lower and subthreshold swing


















Normal Electrical Field (MV/cm)

























































 Capacitance-Voltage of Al2O3/ InP MOS structure
Effective Mobility of n-channel InP MOSFET
